

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau




(43) International Publication Date  
28 December 2000 (28.12.2000)

(10) International Publication Number  
**WO 00/79596 A1**

- (51) International Patent Classification<sup>7</sup>: **H01L 27/06** R. [US/US]; 7939 Orchid Street, N.W., Washington, DC 20012-1133 (US).
- (21) International Application Number: PCT/US00/11887
- (22) International Filing Date: 22 June 2000 (22.06.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
60/140,361 23 June 1999 (23.06.1999) US  
60/164,343 9 November 1999 (09.11.1999) US
- (71) Applicant (for all designated States except US): **LOCKHEED MARTIN CORPORATION** [US/US]; 6801 Rockledge Drive, Bethesda, MD 20817 (US).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **ROCKETT, Leonard,**
- (74) Agents: **WALTER, Wallace, G. et al.**; 5726 Clarence Avenue, Alexandria, VA 22311-1008 (US).
- (81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: CMOS DEVICE WITH DIODES CONNECTED BETWEEN INPUT NODE AND GATE ELECTRODES



(57) Abstract: An insulated gate field effect transistor or a CMOS pair of transistors of a family of logic circuits includable in any type of integrated circuit, including microprocessor, memories and logic macros, and any or all functional portions thereof preferably forms an asymmetrical conduction device junction integrally with the gate structure to provide hysteresis that yields increased noise immunity and reduced power consumption and dissipation by asymmetric alteration of switching thresholds for positive and negative input signal transitions such that the turn-ON transition time or speed is slowed relative to the turn-OFF transition time or speed. The asymmetric conduction function is preferably provided by a polysilicon diode junction which is exposed and allowed to function as such by masking prior to application of a conductive material to the gate structure.

WO 00/79596 A1

WO 00/79596 A1



**Published:**

- With international search report.
- Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

-1-

## CMOS DEVICE WITH DIODES CONNECTED BETWEEN INPUT NODE AND GATE ELECTRODES

Technical Field

The present invention relates to a low-power CMOS  
5 device and logic gates/circuits therewith and, more particularly, to electrical circuits having enhanced noise tolerance.

Background Art

Complementary metal-oxide-semiconductor (CMOS)  
10 devices and circuitry are used extensively to implement digital logic circuits. CMOS circuitry exhibits two exemplary characteristics: low-power consumption and high noise tolerance.

Because of these characteristics and because such  
15 circuitry is relatively inexpensive to fabricate and has relatively high reliability, CMOS devices, rather than bipolar and N-type MOS transistors, are predominately used to make integrated circuits.

The elemental CMOS circuit is a conventional CMOS  
20 inverter 100, illustrated in FIG. 1A. The CMOS inverter 100 includes a N-type MOS field effect transistor (N-MOSFET) 120 and a P-type MOS field effect transistor (P-MOSFET) 140 coupled in series. The gate electrodes 160 and 180, respectively, of the N-MOSFET 120 and the P-MOSFET 140 are coupled together to form the input 190 of  
25 the conventional CMOS inverter 100. Drain/source nodes of the N-MOSFET 120 and P-MOSFET 140 are coupled together to form the output 170 of the conventional CMOS inverter 100. The other source/drain nodes and the body connections of  
30 the P-MOSFET 140 and the N-MOSFET 120 device are respectively coupled to a supply voltage  $V_{dd}$  130 and to ground (GND) 150. As used herein, the terms source/drain (and drain/source) are used to refer to both drain and source regions of MOSFET transistors. This nomenclature

-2-

reflects the interchangeability of the drain and source regions in a MOSFET device, where a particular designation of source or drain depends on the voltages applied to each of these regions.

5        Operation of the conventional CMOS inverter 100 is well known to persons skilled in the art of circuit design. The corresponding voltage transfer characteristic (VTC) 101 (i.e.,  $V_{out}$  versus  $V_{in}$  plot) for the conventional CMOS inverter 100 is illustrated in idealized form in FIG.  
10 1B. The VTC 101 includes four operating regimes, I, II, III, IV, that occur when switching from one logic state to the other. In regime I, the P-MOSFET is ON and the N-MOSFET is OFF, in region II, the P-MOSFET is in its linear region while the N-MOSFET is in saturation, in region III,  
15 the P-MOSFET is in saturation while the N-MOSFET is in its linear region, and, lastly, in region IV, the P-MOSFET is OFF and the N-MOSFET is ON. At the transition between regimes II and III, both the N-MOSFET and the P-MOSFET are simultaneously conducting; as discussed below, it is at  
20 this transition that the circuit is momentarily short-circuited between  $V_{dd}$  and circuit ground 150. The VTC 101 of the conventional CMOS inverter 100 illustrates that the voltage logic level at the output 170 is the logical inverse of the voltage logic level at the input 190.

25        At least three sources of power dissipation exist in a CMOS circuit, such as the conventional CMOS inverter 100 of FIG. 1A:

- (1) switching power dissipation;
- (2) short-circuit power dissipation; and
- 30 (3) static power dissipation resulting from reverse-biased PN junction leakage currents.

The switching power is the power dissipated each full cycle due to the successive charging and discharging of the capacitive load tied to the output node of a CMOS

-3-

circuit (e.g., output 170 of the conventional CMOS inverter 100). Switching power is generally the largest component of total CMOS circuit power dissipation. CMOS circuit switching power consumption may be significantly  
5 reduced by diminishing the load capacitance coupled to the output of the CMOS circuit. Such load capacitance is typically the input capacitance of a successively coupled CMOS circuit. CMOS circuit input capacitance (e.g., load capacitance) is principally reduced by reducing MOSFET  
10 gate lengths in the CMOS circuits.

Short-circuit power consumption is the momentary direct-path DC power that is dissipated by the CMOS circuit each time its logic input conditions cause its output to change from one logic state to the other logic  
15 state. Short-circuit power consumption is due to the short-circuit path that arises at the transition between regimes II and III in FIG. 1B during output state changes when the serially coupled N-MOSFET 120 and P-MOSFET 140 are simultaneously conductive (e.g., turned ON), so that  
20 current flows from a power supply  $V_{dd}$  to ground 150. During this conduction period (i.e., when both MOSFETs 120, 140 are simultaneously substantially turned ON), short-circuit power is dissipated in the MOSFETs output conductances and parasitic resistances. While the  
25 conduction period for short-circuit current is very short for each logic state transition, at higher switching speeds, the conduction period can become a successively higher and more significant fraction of the clock cycle resulting in significant short-circuit power dissipation.

30 Finally, static leakage power consumption is due to the small leakage currents that arise from reverse-biased PN junctions (and sub-threshold effects). Static leakage power consumption is generally the smallest component of total CMOS circuit power dissipation.

-4-

In addition to their relatively low power consumption, CMOS circuits, operating at conventional supply voltages (e.g., five volts), have relatively high noise tolerance, and thus are more accepting of variations in input signal levels.

The high noise tolerance of CMOS circuits better assures the accuracy of CMOS circuit signal processing, even in relatively noisy environments.

Having a relatively high noise tolerance permits a CMOS circuit to interpret input signals within a relatively large voltage range near either logic state voltage (e.g., outside a relatively small range approximately centered at one-half the power supply voltage) as either a logic '0' or as a logic '1'. This ability allows CMOS circuitry to better tolerate noise, for example, generated within or outside of the CMOS circuitry as will be later described.

Such enhanced noise tolerance for CMOS circuitry may be quantified by a measures known as noise margins. FIG. 1B illustrates four output and input voltage levels, of the conventional CMOS inverter 100, used to quantify noise tolerance.

1.  $V_{oh}$  = Minimum logic '1' output voltage (20)
2.  $V_{ol}$  = Maximum logic '0' output-voltage (40)
- 25 3.  $V_{ih}$  = Minimum input voltage recognized as logic '1' (80)
4.  $V_{il}$  = Maximum input voltage recognized as logic '0' (60)

Typically,  $V_{oh}$  20 equals the supply voltage ( $V_{dd}$ ) 130 and  $V_{ol}$  40 equals zero volts, or ground (GND) 150.

Two noise margins (respectively, for the high, or logic '1', and low, or logic '0', states) may be defined as follows:

1. Noise Margin High:  $NM_H = V_{oh} - V_{ih}$
2. Noise Margin Low:  $NM_L = V_{il} - V_{ol}$

High noise margins, or tolerance to variations in the signal level, are especially valuable in environments

-5-

having circuit noise that can significantly corrupt signals. The circuit noise may be undesirable signals coupled to the CMOS circuit. Such circuit noise may be coupled from neighboring transmission lines (e.g., in a highly integrated circuit) or coupled from other sources by capacitive or inductive coupling. Such noise may cause the voltage level at a node in a CMOS circuit to significantly vary, potentially affecting the logic states at that and other circuit nodes. The high noise tolerance of CMOS circuits generally ensures that both noisy and noiseless input signals presented to a CMOS circuit are interpreted properly.

Because transistor dimensions are continuing to decrease, the density (e.g., device density) of CMOS integrated circuits continues to increase. As a result, CMOS circuit noise margins are undesirably declining as device density increases.

Increased density increases the power dissipation per unit area of CMOS circuits; increased power dissipation may diminish CMOS circuit reliability.

Further, the power consumption of highly integrated CMOS circuits may increase beyond the capacity of available power supplies. Thus, to diminish power dissipation, CMOS circuit power supply voltage levels have been reduced, for example, from 5 volts to 3.3 volts to 2.5 volts and to 1.8 volts. The reduction of power supply voltages has detrimentally diminished CMOS circuit noise margins because of the corresponding reduction of  $V_{oh}$ ,  $V_{ol}$ ,  $V_{ih}$ , and  $V_{il}$ . Further, the use of lower power supply voltages has given rise to an even greater need for higher CMOS circuit noise margins. CMOS circuits operating with reduced supply voltages may incorporate voltage level conversion circuitry to provide, for example, higher voltage levels within the CMOS circuits.

-6-

Such conversion circuitry, however, can significantly increase noise levels within the CMOS circuits. Also, as both circuit density and operating speeds rise, capacitively and inductively coupled noise is increased in the CMOS circuits.

A Schmidt trigger 151, illustrated in FIG. 1C, is a switching inverter that has higher noise margins than a conventional CMOS inverter 100. One common application of Schmitt triggers 151 is to provide a clean square-wave voltage output for any applied input voltage waveform when any portion of the input waveform exceeds the triggering threshold of the Schmidt trigger. The Schmidt trigger 151 includes six transistors 152, 153, 154, 155, 156, and 157. Hence, the Schmidt trigger 151 is relatively large in comparison to the conventional CMOS inverter 100, and thus more expensive to fabricate. Further, the Schmidt trigger 151 dissipates more power than the conventional CMOS inverter 100.

Therefore, there is a need for increased noise margins in state-of-the-art CMOS circuits operating at relatively low power supply voltages. Further, because digital logic switching speeds are increasing, there is a need to diminish short-circuit power dissipation in state-of-the-art CMOS circuits. Additionally, there is a need to minimize the size of such circuits.

#### Disclosure of Invention

The above-mentioned problems with CMOS circuitry and other problems are addressed by a device according to the present invention, which includes a field effect transistor and an interconnect having gate and wiring regions where the interconnect forms a gate of the field effect transistor in the gate region thereof and includes a diode junction formed therein in the wiring region. The diode junction imparts a diode characteristic between portions of the wiring region and the transistor.



-7-

Typically, the interconnect includes polycrystalline semiconductor material such as polysilicon. The interconnect may also include a silicide layer disposed in a conducting relationship with the polycrystalline semiconductor material. However, the silicide layer is absent in a diode region surrounding the diode junction of the interconnect. The diode region acts to delay transistor turn-ON relative to transistor turn-OFF, which effect may be exploited to reduce power dissipation and increase noise immunity of circuits employing the devices according to the present invention.

In accordance with another aspect of the present invention, a logic circuit having enhanced noise immunity includes at least two transistors and an interconnect forming a gate of the at least two transistors in at least two gate regions. The interconnect also forms a wiring region outside of the gate regions. The interconnect further includes at least two diode junctions formed therein in the wiring region, the diode junctions imparting diode characteristics between a portion of the wiring region and the gate regions.

In accordance with another aspect of the present invention, a circuit having enhanced noise immunity includes a pair of transistors, each including a gate. A pair of diodes serially couples a signal to respective ones of the gates. In so doing, the diodes affect the transition of the transistors between their ON and OFF states in response to transitions of the drive signal, where the transition from ON to OFF is faster than the transition from OFF to ON.

In accordance with another aspect of the present invention, an apparatus includes an electronic system and a memory and/or processor coupled to the electronic system. The memory or processor coupled to the electronic

-8-

system includes a pair of transistors, each having a gate and a pair of diodes. Each of the diodes serially couples a signal to respective ones of the gates. In so doing, the diodes affect the transition the transistors between  
5 their ON and OFF states in response to transitions of the signal. The diodes affect the transition of the pair of transistors from ON to OFF faster than from OFF to ON.

In accordance with another aspect of the invention, a method of fabricating a transistor in a semiconductor  
10 includes first and second steps of forming and an implanting step. In the first forming step, a polycrystalline semiconductor is formed over a gate oxide in a gate region and over a field oxide in a wiring region of the semiconductor. In the implanting step, impurities  
15 are implanted into the semiconductor to form a transistor in the gate region and a diode junction in the wiring region of the polycrystalline semiconductor. Then in the second forming step, a conductive coating is formed on the polycrystalline semiconductor except in a region around  
20 the diode junction. Typically, the polycrystalline semiconductor is polysilicon and the conductive coating is silicide. However any other suitable materials that provide the desired functionality may be used.

In accordance with another aspect of the invention, a  
25 method of operating a device that includes a field effect transistor and an interconnect forming a gate of the field effect transistor is provided. The interconnect has an input terminal and a diode junction between the input terminal and the gate. The method includes applying and  
30 propagating steps. In the applying step, a signal is applied to the input terminal and, in the propagating step, the signal is propagated through the diode junction to the gate.

In accordance with another aspect of the invention, a  
35 method of imparting enhanced noise immunity to a circuit

-9-

includes steps of dividing, conveying, and delaying or slowing. In the dividing step, a received signal is divided into first and second signals. Then, in the conveying step, the first and second signals are  
5 separately conveyed to respective first and second transistors. In the delaying or slowing step, signal transitions on the signals conveyed to each of the first and second transistors are slowed when the signal transition tends to transition the corresponding  
10 transistor ON.

The gate structure and gate connection in accordance with the transistors, logic circuit family, and integrated circuits designed and fabricated in accordance with the invention provide a gate structure and connection that  
15 includes an asymmetrical conduction function, preferably with an exposed diode junction that provides hysteresis to improve noise immunity and preferably delays the turn-ON time relative to the turn-OFF time to maintain one transistor of a CMOS pair of transistors in the OFF state  
20 during part or all of the switching turn-OFF period of the other and thus reduce short-circuit power consumption and dissipation. A series-connected polycrystalline diode having reduced forward conduction current and increased reverse leakage current in comparison with single  
25 crystalline diodes is a preferred component of the gate structure and connection providing the desired asymmetric conduction and transistor switching function. The transistor design and fabrication need not otherwise be altered to accommodate inclusion of the invention.

30 It is therefore an object of the present invention to provide a CMOS logic circuit family having significantly improved noise immunity and reduced power consumption.

It is another object of the invention to provide a CMOS transistor design which provides significantly

-10-

improved noise immunity and reduced power consumption in digital logic circuits without significant compromise of switching speed.

It is a further object of the invention to provide  
5 circuits having a comparable degree of noise immunity and reduced power consumption to known circuits specifically designed for such purposes but with fewer CMOS transistors and improved performance.

Brief Description of the Drawings

10 The present invention is described below, by way of example, with reference to the accompanying drawings, wherein:

FIGS. 1A and 1B are respective schematic diagrams of a conventional CMOS inverter and an idealized voltage  
15 transfer characteristic (VTC) thereof;

FIG. 1C illustrates a conventional Schmidt trigger;

FIGS. 2A, 2B, and 2C are respective schematic diagrams of embodiments of a CMOS inverter in accordance with the present invention;

20 FIGS. 3A and 3B illustrate schematic diagrams of conventional MOSFET devices;

FIGS. 3C and 3D illustrate current vs. voltage characteristics for conventional MOSFET devices and MOSFET devices modified according to one embodiment of the  
25 present invention;

FIGS. 3E and 3F illustrate schematic diagrams of MOSFET devices modified according to one embodiment of the present invention;

FIG. 4 graphically depicts the current-voltage  
30 characteristic of one embodiment of a diode to be used with the present invention;

FIG. 5 depicts one embodiment of an electrical model of a diode serially coupled to a MOSFET gate;

FIG. 6A depicts one embodiment of a voltage transfer  
35 characteristic (VTC) of a CMOS inverter according to one

-11-

embodiment of the present invention;

FIG. 6B is a table illustrating approximate noise margins of a modified and conventional CMOS inverter;

FIG. 7 is an illustration of a cross-sectional view  
5 of one embodiment of dual-work function polysilicon;

FIGS. 8A-8D are plan and cross-sectional views of a semiconductor according to the present invention;

FIG. 9 is a current-voltage characteristic of a polysilicon diode and a silicon diode;

10 FIG. 10A is an embodiment of the invention in which circuits according to the present invention are embodied in a memory having an interface to an electronic system;

FIG. 10B is an embodiment of a memory cell incorporating devices according to the present invention;  
15 and

FIG. 11 is an embodiment of the invention in which circuits according to the present invention are embodied in a processor having an interface to an electronic system.

20 Best Mode for Carrying Out the Invention

In the following detailed description of the illustrative embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific  
25 illustrative embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical  
30 and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense. The illustrative embodiments described herein concern electrical circuitry which use

-12-

voltage levels to represent binary logic states; namely, a "high" logic level and a "low" logic level also designatable, respectively, by logic "1" and logic "0".

FIGS. 2A, 2B, and 2C are schematic diagrams of  
5 exemplary embodiments of the modified CMOS inverter 200 according to the present invention. In FIGS. 2A and 2B, the modified CMOS inverter 200 is defined by a N-MOSFET 220 and a P-MOSFET 240 coupled in series. The gate electrodes 260 and 280 of the N-MOSFET 220 and the P-MOSFET 240 are respectively coupled, in series, to two  
10 diodes 230, 210 (i.e., where the anode of one diode is coupled to the cathode of the other diode at the input 290 of the modified CMOS inverter 200). Because the diodes 210, 230 may be placed in either of these two sets of  
15 opposite orientations, as described below, the serially coupled pair of diodes 210, 230 may be schematically generalized and represented by a pair of asterisk symbols 252, as illustrated in FIG. 2C, when diode orientation need not be shown.

20 FIG. 2A illustrates one embodiment of the modified CMOS inverter 200 having a specific diode orientation. In this embodiment, the cathode 211 of the diode 210 is coupled to the gate 280 of the P-MOSFET 240. The anode 231 of diode 230 is coupled to the gate 260 of the N-MOSFET 220. The anode 209 of diode 210 and the cathode 229 of diode 230 are coupled together to form the input  
25 290 of the modified CMOS inverter 200. Drain/source nodes of the N-MOSFET 220 and P-MOSFET 240 are coupled together to form the output 270 of the CMOS inverter 200. The  
30 other source/drain nodes and the body-connections of the P-MOSFET 240 and the N-MOSFET 220 are respectively coupled to the power supply voltage  $V_{dd}$  233 and to ground (GND) 250.

In an alternative embodiment of the modified CMOS  
35 inverter 200, illustrated in FIG. 2B, the orientation of

-13-

the diodes 210, 230 may be reversed relative to that shown in FIG. 2A. Thus, the anode 209 of diode 210 is coupled to the gate 280 of the P-MOSFET 240, and the cathode 229 of diode 230 is coupled to the gate 260 of the N-MOSFET 220. The cathode 211 of diode 210 and the anode 231 of diode 230 are coupled together to form the input 290 of the modified CMOS inverter 200.

Operation of the modified CMOS inverters 200 implemented according to the present invention will be described. First, however, the operation of the single diode-single MOSFET sub-circuits shall be first discussed.

FIGS. 3A-F illustrate schematic diagrams of conventional and modified MOSFET devices as well as current ( $I_{ds}$ ) vs. voltage ( $V_{gs}$ ) characteristics (or I-V curves) for the conventional and modified MOSFET devices. For example, FIG. 3A illustrates a conventional N-MOSFET 120 arranged with its source/drain regions respectively coupled to voltage high ( $V_{dd}$ ) and voltage low (e.g., ground) levels. FIG. 3B shows a conventional P-MOSFET 140 arranged with its source/drain regions respectively coupled to voltage low (e.g., ground) and voltage high ( $V_{dd}$ ) levels. FIG. 3C illustrates a graph of a current,  $I_{ds}$ , flowing from one drain/source region to the other drain/source region of N-MOSFET 120 over a range of voltages,  $V_{gs}$ , applied between the gate and source regions of the N-MOSFET 120. FIG. 3D shows a graph of a current,  $I_{ds}$ , flowing from one drain/source region to the other drain/source region of P-MOSFET 140 over a range of voltages,  $V_{gs}$ , applied between the gate and source regions of the P-MOSFET 140. It is apparent from the I-V curves illustrated in FIGS. 3C and 3D that the conventional N-MOSFET 120 and conventional P-MOSFET 140 have substantially symmetric I-V curves 301 (FIG. 3C) and 311 (FIG. 3D) when rising and falling pulse edges are applied

-14-

to the respective MOSFET gates 160, 180. A rising pulse edge is an electrical signal transitioning from a relatively low to a relatively high voltage level. A falling pulse edge is an electrical signal transitioning from a relatively high to a relatively low voltage.

When a diode 210, 230 is placed in series with the gate of each MOSFET 240, 220, as illustrated in FIGS. 3E and 3F, hysteresis is introduced into the corresponding current vs. voltage characteristics of each circuit. FIGS. 3C and 3D illustrate such hysteresis in the I-V curves 303, 313 respectively associated with diode-N-MOSFET sub-circuit 396 and diode-P-MOSFET sub-circuits 398. I-V curves 303, 313 are also produced from rising and falling pulse edges applied to the respective uncoupled diode nodes 351, 353 (i.e., the diode nodes that are not coupled to the MOSFET gates 220, 240, and would be coupled together to form the input node 290 of the modified CMOS inverter 200).

The origin of the hysteresis of I-V curve 303 and 301 in FIG. 3C will now be described in view of the sub-circuit architecture and operation. As illustrated in FIG. 3E, diode-N-MOSFET sub-circuit 396 is formed when the diode anode 231 is coupled to the gate 260 of the N-MOSFET 220. As illustrated in FIG. 3F, diode-P-MOSFET sub-circuit 398 is formed when the diode cathode 211 is coupled to the gate 280 of the P-MOSFET 240.

The hysteresis of I-V curves 303A and 303B of FIG. 3C and 313A and 313B of FIG. 3D results from the asymmetry in the I-V curves 400 (illustrated in FIG. 4) of the diodes 210, 230. When forward biased, the diodes 210, 230 have a relatively low resistance 401, and, conversely, when reverse biased, the diodes 210, 230 have a relatively high resistance 403.

As a result, the charging time-constant associated with the voltage applied to the MOSFET gates 260, 280 will



-15-

vary depending upon the orientation of the diodes 210, 230 and the bias. In simplified form, the input portion of a diode 210, 230 serially coupled to a MOSFET gate 260, 280 may be electrically modeled as a resistor 503 coupled  
5 serially to a capacitor 505, as illustrated in FIG. 5. As is illustrated in FIG. 4, when the diode 210, 230 is reversed biased, the diode resistance is relatively large. Thus, when the diode 210, 230 is reverse-biased, the voltage ( $V_c$ ) 540 across the gate capacitance 505, in FIG.  
10 5, will change slowly relative to the level of input voltage ( $V_{in}$ ) 550 applied to the uncoupled node 507.

As illustrated in FIG. 4, when the diode 210, 230 is forward biased, the diode resistance is relatively small. Thus, when the diode 210, 230 is forward biased, rather  
15 than reverse biased, the voltage ( $V_c$ ) 540 across the gate capacitance 505 shown in FIG. 5 will more rapidly charge to the level of input voltage ( $V_{in}$ ) 550 applied to the uncoupled node 507. Hence, the asymmetrical I-V characteristics of the diodes cause the hysteresis in the  
20 I-V characteristics of the diode-MOSFET sub-circuits 396, 398.

When the diode-MOSFET sub-circuits 396, 398 are used to form the modified CMOS inverter 200 shown in FIGS. 2A-2C, the hysteresis of each of the subcircuits 396, 398  
25 appears in the voltage transfer characteristic (VTC) 611 of the CMOS inverter 200 shown in FIG. 6A. The hysteresis in the VTC 611 provides enhanced noise tolerance and reduced short-circuit power dissipation as described below.

30 When a rising or falling pulse edge is applied to the input 290 of the modified CMOS inverter 200, one diode of the serially coupled diodes 210, 230 will have a relatively large resistance, while the other diode will have a relatively small resistance. As a result, the

-16-

MOSFETS 220, 240 will switch assymmetrically. The MOSFET coupled to the forward biased diode will switch between its ON-OFF states at a first input voltage level (e.g., substantially  $V_{ih}$  60 or  $V_{ih}$  80). This MOSFET will switch states before the MOSFET coupled to the reverse biased diode switches between its OFF-ON states. When the MOSFET coupled to the reverse biased diode switches states, the voltage at the modified CMOS inverter output 270 also switches states. At this time, the pulse edge voltage level at the input 290 will have either risen above or fallen below the first input voltage level to a second input voltage level (e.g.,  $V_{T+}$  660 or  $V_{T-}$  680 further described below). Such asymmetrical switching of the MOSFETS 220, 240 creates the hysteresis in the VTC 611 of the modified CMOS inverter.

Because of the hysteresis of its VTC 611, the modified CMOS inverter 200 of FIG. 2A has larger noise margins than a conventional CMOS inverter 100. The modified CMOS inverter 200 of FIG. 2A also has lower short-circuit power dissipation than a conventional CMOS inverter 100. This is because, for each signal transition at the input of the modified CMOS inverter 200, the transistor transitioning from ON to OFF will transition faster than the transistor transitioning from OFF to ON. Therefore, the period of time during which both transistors in the modified CMOS inverter 200 are simultaneously ON during a signal transition may be reduced as compared to a conventional CMOS inverter 100.

The enhanced noise margins of the modified CMOS inverter 200 will now be described. As shown in FIG. 6A, the minimum input voltage recognized as a logic '1' is reduced from  $V_{ih}$  80 for the conventional CMOS inverter 100 to  $V_{T-}$  680 for the modified CMOS inverter 200. Correspondingly, the maximum input voltage recognized as

-17-

logic '0' is increased from  $V_{i1}$  60 for the conventional CMOS inverter 100 to  $V_{T+}$  660 for the modified CMOS inverter 200. Such voltage shifts occur for CMOS inverters 100, 200 having similar transistor aspect ratios (i.e., width-to-length ratios).

As a result, the noise margins for the modified CMOS inverter 200 are increased in comparison to a conventional CMOS inverter 100. The approximate noise margins of the modified and conventional CMOS inverter are shown in the table of FIG. 6B.

Because  $V_{ih} > V_{T-}$ , then by definition the noise margin of the modified CMOS inverter 200,  $NM_H(MD)$ , is greater than the noise margin of the conventional CMOS inverter 100  $NM_H(CD)$ , at the logic high voltage level. Similarly, because  $V_{i1} < V_{T+}$ , then by definition the noise margin of the modified CMOS inverter 200,  $NM_L(MD)$ , is greater than the noise margin of the conventional CMOS inverter 100,  $NM_L(CD)$ , at the logic low voltage level. As used above and in FIG. 6B, "CD" means conventional design and "MD" means modified design. Clearly, the modified CMOS inverter 200 will have larger noise margins than its conventional CMOS inverter 100 counterpart when both inverters 100, 200 are (1) formed by transistors of the same dimensions and (2) are operated under identical conditions (e.g., the same power supply voltage, temperature, etc.).

The modified CMOS inverter 200 of FIG. 2A dissipates less short-circuit power than the conventional CMOS inverter 100. This is because during switching, both the N-MOSFET 220 and P-MOSFET 240 in the modified CMOS inverter 200 are simultaneously turned ON, or partially ON, for a reduced period of time as compared to a conventional CMOS inverter. The period of time that both MOSFETs 220, 240 are simultaneously conductive (e.g., turned ON) is substantially reduced in the modified CMOS

-18-

inverter 200 because the MOSFETs 220, 240 are asymmetrically switched. Prior to one MOSFET being switched from its non-conductive to its conductive state (e.g., turned from OFF to ON), the other MOSFET has begun to be, or has already been, switched from its conductive to its non-conductive state. In other words, the MOSFET that is initially turned ON prior to a logic state transition, turns OFF faster than the MOSFET that is turned initially turned OFF, turns ON. As a result, the conduction period of the modified CMOS inverter 200 is substantially reduced or even eliminated, and the short-circuit power dissipation is diminished in comparison to the conventional CMOS inverter 100.

Because of its asymmetric switching, the modified CMOS inverter 200 has a relatively slower switching speed, in comparison to the conventional CMOS inverter 100, when presented with an input signal having a relatively short transition period between logic state voltages. The switching speed of the modified CMOS inverter 200 may be reduced by modifying the diode characteristics (e.g., with a parallel resistance, adjustment of polycrystalline grain size, and/or adjustment of diode dimensions or dopant concentrations).

Further, the switching speed of the modified CMOS inverter 200 may, in fact, be negligible in comparison with the input signal slew rate. At fast switching speeds of state-of-the-art circuitry, circuit switching speed is limited by the input signal slew rates resulting from parasitic circuit elements including the capacitance of transmission lines and transistors (e.g., input and load capacitances).

The additional delay of the modified CMOS inverter 200 extends a single switching cycle by a slight amount corresponding to the voltage slew time difference between

-19-

the conventional and altered switching thresholds. However, the modified CMOS inverter 200 dissipates an order of magnitude less short-circuit power than the conventional CMOS inverter 100. Therefore, the switching speeds of circuitry including the modified CMOS inverter 200 are substantially faster than circuitry having similar noise margins, power consumption, and size that do not include the modified CMOS inverter 200.

The novel device designs can be used throughout the complete design range of logic circuits and particularly the design of logic circuits to be operated in noisy environments. In that way, each logic gate, regardless of logic function, will have enhanced noise margins providing greater assurance that the information will not be corrupted by noise. In doing so, power consumption/dissipation will be reduced and the circuits can be formed in reduced chip space. The novel device designs can thus be used throughout the complete design of logic circuits and particularly logic circuits that must operate with stringent low power requirements. The resulting logic gates will have lower short-circuit (direct-path) power dissipation compared to their conventionally designed counterparts in the same manner as the modified CMOS inverter 200 discussed above. Switching power may also be reduced to some degree by junction capacitance of the diode in series with the transistor gate capacitance.

Specific logic gate or macro designs within a larger digital integrated circuit or system design can employ the novel CMOS device throughout the design (e.g., of a logic macro, a microprocessor and/or memory device, or in any portions of the design where particular attention to noise immunity and/or reduced power dissipation is warranted). Such a logic macro, microprocessor, or memory may have a sub-portion thereof, such as a memory driver, decoder,

-20-

cache, translation table, logic macro, arithmetic processor, gate array, or any other digital processing functional circuitry. The implementation of the invention does not require any alteration of the architecture of  
5 these more complex devices or device groupings as now known in the art and can similarly be employed in any architectures of such devices that may hereafter be developed, particularly in view of the increased performance, noise immunity, integration density, and  
10 reduced transistor count provided by the invention.

For example, using the devices of the present invention in the design of Off Chip Receiver (OCR) circuits will ensure that all applied input signal waveforms will be conditioned and outputted by the  
15 receiver circuit as sharp, square digital signals to the rest of the digital circuit. In this way, a simple two-transistor inverter circuit built with the novel device designs can perform the task of a Schmitt trigger circuit using far fewer devices. As another example, using the  
20 devices of the present invention in the design of specific large, powered-up circuits, such as Off Chip Drivers (OCD), to reduce overall system power is of great value. In this way, the short-circuit power dissipation of these circuits designed with devices with large aspect ratios is  
25 significantly reduced, thus significantly reducing the total power dissipated by the overall digital system. The devices of the present invention can be used in inverter gate circuits and other multiple-input logic gate configurations to combine digital logic resolution with  
30 all of the features found in Schmitt trigger circuits. The effect will be denser and more functional circuit designs since far fewer transistors would be required when the novel device designs are used in developing respective functions. OCR and OCD circuits according to the present

-21-

invention may be included in devices which communicate through the OCR and OCD with a separate electronic system or systems.

A further example of an implementation of the novel  
5 devices in a system is shown in FIG. 10A. As shown in  
FIG. 10A, electronic system 1000 is coupled to memory  
device 1002. The electronic system 1000 can include (not  
shown), for example, a microprocessor, a memory  
controller, a chip set or other appropriate system that  
10 stores data in a memory device. The electronic system  
1000 is coupled to a row decoder 1004 of the memory device  
1002 through address bus 1006. The address lines bus 1006  
also couples the electronic system 1000 to a column  
decoder 1008. Control lines 1010 couple the electronic  
15 system 1000 to a control circuit 1012. Finally,  
input/output (I/O) lines 1014 couple the electronic system  
1000 to an input/output circuit 1016.

The memory device 1002 further includes sense  
amplifier 1018 and an array of memory cells 1020. Array  
20 of memory cells 1020 includes a number of word lines, WL-1  
through WL-M and a number of bit lines, BL-1 through BL-N.  
To this end, bit lines BL-1 through BL-N are coupled in  
complementary pairs (referred to as "bit line pairs") to  
sense amplifier 1018. Further, word lines WL-1 through  
25 WL-M are coupled to row decoder 1004. Memory device 1002  
is controlled by the control circuit 1012. Control  
circuit 1012 is coupled to row decoder 1004, sense  
amplifier 1008, column decoder 1008, and input/output  
circuit 1016. Array of memory cells 1020 includes a  
30 number of memory cells 1022-11 ... 1022-MN. Memory cell  
1022-11 may, as an example, be a static, dynamic, read  
only, electronically erasable read only memory cell, or  
any other type of memory cell.

In operation, memory device 1002 reads and writes  
35 data for electronic system 1000. For example, to read the

-22-

value from memory cell 1022-11, electronic system 1000 provides the address of memory cell 1022-11 to row decoder 1004 over address lines 1006. Electronic system 1000 also provides control signals to control circuit 1012 over  
5 control lines 1010. Control circuit 1012 provides signals to sense amplifier 1018 which senses differential voltages or currents on bit line pairs.

Row decoder 1004 selectively drives word line WL-1 to a high logic level to activate a row of memory cells.  
10 Column decoder 1008 receives the column address of the selected cell from electronic system 1000. Column decoder 1008 identifies the appropriate bit line pair for sense amplifier 1018 to use in reading the value from memory cell 1022-11. Sense amplifier 1018 senses and amplifies  
15 the difference in voltage in the bit line pair and thus produces high and low logic levels on complementary nodes of sense amplifier 1018 that correspond to the sensed bit line pair. These voltage levels are passed to electronic system 1000 through input/output circuit 1016 over  
20 input/output lines 1014.

In a write operation, electronic system 1000 provides data to be written to, for example, memory cell 1022-11 over input/output lines 1014 to input/output circuit 1016. Row decoder 1004 receives the row address from the  
25 electronic system 1000 over address lines 1006 to select the appropriate word line for activation. Column decoder 1008 receives the column address from electronic system 1000 over address lines 1006 to select the appropriate bit line pair for the selected memory cell. Sense amplifier  
30 1018, under the control of control circuit 1012, forces, via cell write circuitry, the bit line pair for memory cell 1022-11 to complementary high and low logic levels based on the data to be stored in memory cell 1022-11. Row decoder 1004 receives an address from electronic



-23-

system 1000 over address line 1006 that indicates the appropriate word line to activate for this storage operation. When word line WL-1 is activated, the data on bit line BL-1 pair is stored in the memory cell

5 corresponding to the active word line and active bit line pair. In this process, the high and low logic levels for sense amplifier 1018 are translated to appropriate voltage levels for memory cell 1022-11.

The devices according to the present invention may be  
10 implemented in any of the blocks 1000-1022 of the system depicted in FIG. 10A. For example, the devices of the present invention may be incorporated partially or completely into the memory array as a four transistor (4T) static random access memory (SRAM) cell or six transistor  
15 (6T) static random access memory (SRAM) cell.

An embodiment of a static random access memory cell 1022-11 incorporating the present invention is depicted in FIG. 10B. The memory cell 1022-11 includes two inverters  
20 200 incorporating the present invention (shown in FIG. 2C) that are cross coupled. The gate of each cross coupled inverter 200 is then coupled to a source/drain region of one of two pass gate transistors 1050 and 1052. The pass gate transistors 1050 and 1052 each have their gates coupled to one of the word lines, in this case WL-1, and  
25 the other source/drain region coupled to one of the complementary bit line pairs BL-1. Upon activating the word line WL-1, data on the bit lines may be written into the cell, or data stored in the cell may be read out onto the bit lines. In both operations, current flows across  
30 the pass gate transistors 1050 and 1052 between the bit line pairs BL-1 and the cross-coupled gates of the inverters 200. The incorporation of the devices of the present invention into the memory cell may reduce static power consumed by the memory device 1002.

-24-

The novel devices may be implemented in off-chip driver (OCD) or off-chip receiver (OCR) circuits, for example, that interface with the electronic system 1000, functionally shown as included within the row decoder 5 1004, control circuit 1012, column decoder 1008, and input/output circuit 1016. OCR and OCD circuits designed with the devices of the present invention may have a number of advantages pertinent to the system of FIG. 10A. For example, an OCR designed with the devices of the 10 present invention may dissipate less static power and have better noise margins than a conventional OCR and comparable or better noise margins than an OCR including a Schmidt trigger. Robust noise margins are particularly important for OCRs on memory chips because of a 15 significant amount of noise on signal and power lines that is occasioned by memory and memory interface operations. Such operations include cyclically pre-charging the highly capacitive memory array 1020 and receiving a large number of data/address signals transitioning simultaneously.

20 OCDs may benefit from the novel devices because of reduced power dissipation and reduced slew rate compared to conventional OCDs. OCD power dissipation is likely to be reduced over conventional designs, for example, because the time during which opposing push-pull transistors are 25 simultaneously in the ON state during a signal transition is reduced according to the present invention. The slew rate reduction in an OCD incorporating the devices of the present invention may be optimized by selecting appropriate sizes of output transistors and diode 30 characteristics and is advantageous as it reduces problematic ringing on the output of the OCD. The slew rate reduction sought to be exploited is a function of turn-ON time of the novel devices as compared with conventional devices. The novel devices may also be

-25-

incorporated as simple or complex logic gates in any circuits of the other units 1000- 1 022 of the memory device 1002. A simple implementation of both an OCR and OCD according to the present invention is the inverter 200  
5 of FIGS. 2A - 2C.

Still another implementation of the novel devices is in a system as shown in FIG. 11. As shown in FIG. 11, an illustrative processor 1100 is coupled to an electronic system 1102 via an address bus 1104 and a data bus 1106.  
10 The processor 1100 may be a digital microprocessor or may be a digital signal processor. The processor 1100 includes an instruction unit 1108, at least one fixed point unit 1114, at least one floating point unit 1112, fixed point and floating point registers 1116, data and  
15 instruction caches 1118 and 1110 and a bus interface unit 1120.

The bus interface unit 1120 is coupled to the instruction cache 1110 and the data cache 1118 and writes data from the processor 1100 onto the electronic system  
20 1102 via the address bus 1104 and data bus 1106. The bus interface unit 1120 also reads data from the electronic system 1102 via the address bus 1104 and data bus 1106. Program instructions read from the electronic system for execution by the processor 1100 are stored into the  
25 instruction cache 1110. Data read from the electronic system 1102 are written into the data cache 1118. The instruction unit 1108 is coupled to the instruction cache 1110. The instruction unit 1108 includes logic for fetching program instructions from the instruction cache  
30 1110 and from the electronic system via the bus interface unit 1120 when the instruction to be fetched is not stored in the instruction cache 1110. Typically, the instruction unit 1108 fetches instructions from sequential memory addresses. However, the instruction unit 1108 may include

-26-

a branch prediction unit which predicts program branches and fetches instructions beginning at an instruction associated with a predicted branch. Typically, fetched instructions are temporarily stored in an instruction  
5 queue of the instruction unit 1108 for dispatch and execution by execution units of the processor 1100.

The instruction unit 1108 is coupled to execution units for executing instructions in the instruction queue. As shown in FIG. 11, there are illustrated fixed point  
10 unit(s) 1114 and floating point unit(s) 1112, each of which is an illustrative example of an execution unit. There may be one or more execution units and instruction units. The instruction unit 1108 dispatches instructions to the execution units for execution. Instructions may be  
15 dispatched in parallel, such that more than one program instruction undergoes execution in different execution units during the same processor clock cycle.

The fixed and floating point registers 1114 are coupled to the execution units. The fixed and floating  
20 point registers 1114 temporarily store operands referenced by program instructions and the results of instruction execution for use by other instructions. The values stored in the fixed and floating point registers 1114 may come from the data cache 1118, the instructions, or from  
25 the results of instruction execution. Values of the fixed and floating point registers 1114 may be stored in the data cache 1118 and written to the electronic system 1102 via the bus interface unit 1120.

The data cache 1118 stores data read from the  
30 electronic system 1102 as well as data produced during execution of program instructions by the execution units. The clock and control logic 1122 is used to maintain and recover the processor state as well as to issue clock signals to all of the units of the processor 1100.

-27-

The devices according to the present invention may be used in implementing any of the logic found within units 1108-1122 of the processor 1100. In this implementation, the novel devices may reduce static power consumed by  
5 processors using traditional circuits. The devices of the present invention may be used in the bus interface unit 1120 to implement OCR and OCD devices to achieve the same advantages described above with reference to the memory device. The devices of the present invention may be used  
10 in the cache memories 1110 and 1118 as well as the registers 1116 to implement memory or registers cells having less static power, or to implement row and column decoding functions with enhanced noise immunity.

In view of the foregoing, it is seen that the  
15 invention provides a new class of logic devices and circuits with lower power dissipation and higher noise immunity. The CMOS device designs herein preferably include a polysilicon diode that is oriented as discussed above or other non-linear, asymmetric conduction circuit  
20 at the gate of each p-channel MOSFET and each n-channel MOSFET in the CMOS circuit design.

There are many advantages and exemplary applications of the present invention. For example, logic gates employing the novel device designs will have higher noise  
25 immunity and lower power dissipation. Moreover, the specific I-V characteristic of the polysilicon diodes is not critical to the objective of achieving larger noise margins and lower power dissipation in resulting logic gate design using the novel devices.

30 All of the features of a conventional Schmitt trigger circuit are automatically included in the design of logic gates employing device designs according to the present invention.

The device designs disclosed herein generally require  
35 no greater chip area per device than conventional dual

-28-

work function polysilicon device designs, since the diode at the gate of each transistor is not itself a separate circuit element but is instead imbedded in the gate electrode polysilicon material by taking advantage of the selective polysilicon doping and selective silicide processes of advanced CMOS technologies with dual work function polysilicon gates. Thus, the novel device designs are easily implemented in any advanced CMOS technology without significantly increasing process complexity and without decreasing circuit density. In fact, for some circuit designs the circuit density may be improved when the novel devices are used instead of conventional devices.

The novel device designs can be used in all CMOS technologies, either bulk or SOI, operating in any environment, all  $V_{dd}$  levels and all temperatures.

The novel transistors of the invention and all of the circuit features that their use enables, provide numerous significant advantages not previously realized with fewer trade-offs and less compromise of performance in any circuit implementation in any CMOS technology.

All CMOS logic gates and circuits (e.g., INVERTER, NOR, NAND, XOR, etc. and any arbitrary combinations thereof) can be designed with the novel CMOS device designs without restriction.

A method of designing and making the novel transistors in a semiconductor according to one embodiment of the invention will now be described.

FIG. 7 depicts a cross-sectional view of a semiconductor. Specifically, a cross-sectional view through a silicide layer 700, polysilicon layer 702, a field oxide layer 704 and a silicon substrate layer 706 in a region without transistors is shown. The polysilicon layer 702 and the silicide layer 700 are each electrically

-29-

conductive and are used for wiring and to form gate regions of N-MOSFET and P-MOSFET transistors as indicated by the arrows on opposing ends of the polysilicon layer 702. The polysilicon layer 702 and silicide layer 700 carry current between wiring-regions and regions where N-MOSFET and P-MOSFET transistors are formed.

As shown in FIG. 7, it is apparent that the polysilicon layer 702 includes a N+ region 708 and a P+ region 710 and a PN junction 712 therebetween. Polysilicon with one N+ and one P+ region, as shown in FIG. 7, is known as dual work function polysilicon. With the continuing emphasis on high-performance, high integration density, low-power integrated digital logic circuits, advanced CMOS technologies now commonly use dual work function polysilicon as illustrated in FIG. 7.

(However, it is to be understood that no portion of FIG. 7 is admitted to be prior art in regard to the invention since it is highly schematic and arranged principally to facilitate an understanding of the invention by contrast therewith; accordingly, FIG. 7 is labeled "Related Art".) The N+ region 708 and P+ region 710 are formed as a result of ion implantation into the polysilicon layer 702 during formation of the N+ and P+ diffusions that form the source and drain regions of transistors in the silicon substrate. In this regard, there are innumerable process variations that may be used to fabricate devices according to the present invention. An example of a silicon process follows. In general, the process includes depositing undoped polysilicon over a semiconductor substrate and patterning and etching the polysilicon over underlying features including, for example, transistor and/or other device regions, wiring regions, and thin and thick oxide regions. The patterning and etching of the polysilicon forms polysilicon portion of devices, such as transistor

-30-

gates, and polysilicon interconnects. After the polysilicon is patterned, N+ and P+ ion implantation steps are performed one at a time with an annealing step performed subsequent to the implantation step. Typically, these steps include forming oxide and photoresist masking layers followed by patterning and exposing masking regions to receive n-type or p-type doping, the dopant type dependent on which step is being performed. The n-type or p-type implant is generally made through the exposed regions in the masking layers. As an illustrative example, the n-type implant parameters may be: approximately  $10^{15}$  arsenic ions/cm<sup>2</sup> at 50 KeV; the p-type implant parameters may be: approximately  $2 \times 10^{15}$  BF<sub>3</sub> ions/cm<sup>2</sup> at 50 KeV. After each implant, the masking layers are stripped and an annealing step is performed illustratively at 900 degrees Celsius for 15 minutes.

After the polysilicon is patterned and doped as described above, a silicide layer is selectively formed on the polysilicon and other desired areas of the semiconductor, such as source and drain regions. Silicide formation may be effected by forming oxide and photoresist masking layers to selectively expose and block portions of the polysilicon and other regions of the semiconductor. The photoresist may then be stripped, followed by depositing a layer of titanium. The titanium is then annealed to form a silicide layer onto selective portions of the polysilicon layer.

The silicide layer increases the electrical conductivity of the underlying polysilicon and the source/drain regions.

As a result of ion implantation, the polysilicon layer 702 has a N+ doping over N-MOSFET devices. Similarly, the polysilicon layer 702 has a P+ doping over P-MOSFET devices. In the wiring region between N and P



-31-

MOSFETS, the polysilicon layer 702 has a single boundary between adjoining regions that are exposed to one of N type or P type doping. Therefore, conventionally, one PN junction 712 is formed between adjoining N and P-MOSFET devices as shown in FIG. 7.

In order to avoid rectification at the PN junction 712, conventionally, the silicide layer 700 is formed over the polysilicon layer 702. The silicide layer 700 is typically formed by depositing a metal, such as titanium or tungsten, onto the polysilicon layer 702. Subsequently, the metal coating is annealed to form a layer of conductive metal-silicon (silicide) compound. Current flows between each of the regions 708 and 710 of the polysilicon layer 702 and the silicide layer 700 thus effectively short-circuiting the PN junction 712 and eliminating the effects of the PN junction on current carried along the layer 700 and the underlying layer 702. Thus, the PN junction 712 of FIG. 7 is viewed as undesirable and conventionally the silicide layer 700 is formed over the dual work function polysilicon to functionally negate the PN junction 712.

According to the present invention, a plurality of appropriately positioned PN junctions within the polysilicon layer 702 are desirable and indeed are used to form the modified devices according to the present invention.

As shown in FIG. 8A, a cross-section is illustrated of a semiconductor region between N-MOSFET and P-MOSFET devices implementing, for example, an inverter 200 according to the present invention. As shown in FIG. 8A, the semiconductor includes a silicide layer 720, a polysilicon layer 722, a field oxide layer 724 and a silicon substrate 726. It is apparent that a plurality of N+ and P+ regions with corresponding PN junctions are

-32-

formed in the polysilicon layer 722. Moreover, it is apparent that PN junctions 728 and 730 are not strapped with a silicide layer 720 as in the case of FIG. 7. Therefore, unlike the layers 700 and 702 illustrated in FIG. 7, the layers 720 and 722 of FIG. 8A necessarily carry current across one or both PN junctions 728 and 730 when supplying current between a wiring region and the N-MOSFET and P-MOSFET devices.

The wiring region may be disposed in any convenient spatial relationship relative to the N-MOSFET and P-MOSFET transistors and the gate regions thereof, including between, above, or adjacent to the N-MOSFET and P-MOSFET devices as long as structures in the wiring region do not interfere with the proper operation of the N-MOSFET and P-MOSFET devices. As such, the wiring region is outside of the gate region of the N-MOSFET and P-MOSFET devices, where outside is taken to mean any convenient spatial relationship that avoids interference with the devices as discussed above.

The plurality of alternating N+ and P+ regions of the polysilicon layer 722 are deliberately formed according to the present invention to create and exploit the PN junctions 728 and 730 in the polysilicon layer 722. The PN junctions 728 and 730 correspond to the diodes 230 and 210 shown in FIG. 2A that respectively couple an input signal from a terminal 290 to gate regions 280, 260 of the P-MOSFET 240 and N-MOSFET 220 according to the present invention. The terminal 290, shown in both FIGS. 2A and 8A, includes the silicide layer 720 strapping N+ and P+ regions between one of the PN junctions as shown. The layers 720 and 722 are shown extending to the gate regions of devices 220 and 240 at opposing ends of the depicted cross-section.

As illustrated in FIG. 8A, the doping of the polysilicon layer 722 in accordance with the invention

-33-

follows a pattern of alternating N+ and P+ regions, some of which are selectively strapped together (e.g., short-circuited) in the manner of the dual work function CMOS structure of FIG. 7, preferably by a patterned silicide or metal (such as titanium or tungsten). However, selected junctions 728 and 730 are exposed to form diodes 230 and 210, respectively. Techniques for patterning silicides or metal to expose P-type contiguous and N-type doped regions suitable for the practice of the invention are well-known to those skilled in the art.

FIG. 8B depicts a plan view of a circuit layout of the inverter 200 according to the present invention. It is apparent from FIG. 8B that FIG. 8A is a cross-sectional view along the polysilicon layer 722 as shown. Cross-sectional views in orthogonal directions through transistor regions are illustrated as indicated in FIGS. 8C and 8D as indicated.

As shown in FIG. 8B, the inverter 200 may be designed using several mask levels corresponding to different semiconductor layers and semiconductor manufacturing processes. Each mask level includes shapes defining regions of similarity for purposes of conducting the manufacturing process at that level. For example, the P-MOSFET 240 may be designed using shapes on several mask levels including a shape 800 defining a N-WELL region in the substrate 726, a shape 804 on a field oxide level defining a transistor region and surrounding areas of field oxide, a shape 802 on a P+ implant level defining a region for implanting P-type impurities into the transistor and surrounding regions, shapes 806 on a contact level where contact to source/drain regions of the transistor 240 are made, and a shape 808 on the polysilicon level 722.

Similarly, the N-MOSFET 220 may be designed using a shape 810 on a field oxide level defining a transistor

-34-

region and surrounding regions of field oxide, a shape 812 on a N+ implant level defining a region for implanting N-type impurities into the transistor and surrounding regions, shapes 806 on a contact level where contact to source/drain regions of the transistor 240 are made and a the shape 808 on a polysilicon level defining a gate region over the transistor region. The shape 808 also defines a wiring path between the gate regions of the N-MOSFET 220 and P-MOSFET 240 and the terminal 290 of the inverter 200.

Additional shapes may be added according to the present invention to form the alternating N+ and P+ regions in the polysilicon defined by the shape 808 in the polysilicon layer 722. For example, the shapes 820 and 824 on the N+ implant level define regions for implanting N-type impurities into the polysilicon defined by the polysilicon shape 808. The shapes 822 and 826 on the P+ implant level define regions for implanting p-type impurities into the polysilicon defined by the polysilicon shape 808. These shapes create the alternating N+ and P+ regions shown in FIG. 8A. The shapes 828 and 830 may be added on a silicide level to define regions where silicide is not deposited on the polysilicon defined by the shape 808 on the polysilicon level. The shape 828 should be aligned over an interface between shapes on the P+ implant level and the N+ implant level, such as shapes 820 and 822, such that no silicide is formed at the PN junction in the polysilicon defined by the junction of shapes 820 and 822. Shape 830 is similarly aligned to cover the junction of shapes 826 and 824 over shape 808.

As shown in FIGS. 8B and 8C, the polysilicon diodes 210 and 230 are preferably designed generally over a field oxide (FO in FIG. 8C) which separates the two transistors and are thus placed in series with the connection to the

-35-

gates of the respective transistors. The MOSFETS, themselves, otherwise have a standard, conventional structure, as can be seen particularly in FIG. 8D, and are made in a standard integrated circuit fashion by known and well-understood processes. The preferred dual work function polysilicon will provide N-type polysilicon gate electrodes for N-channel MOSFETS and p-type polysilicon gate electrodes for P-channel MOSFETS.

The shapes 820 - 830 are preferably designed to form two polysilicon PN junction diodes that are preferably oriented as shown in FIG. 8A with the forward conduction direction toward the gate of the P-MOSFET 240 and the forward conduction direction away from the gate of the N-MOSFET at the gate of each transistor. As shown in FIGS. 8A and 8C, selected, the PN junction diodes are not shunted/strapped by silicide. That is and as shown in FIG. 8B, impurity implant masking is performed simultaneously for the sources, drains, and gates of the transistors of each conductivity type (which, of course, are sequentially masked and implanted for the two differing impurity types or, for example, a gate structure of doped (e.g., N-type) polysilicon deposited and impurities of an opposite conductivity type implanted) using conventional masking and implantation techniques or otherwise providing a sequence of regions doped with different conductivity type impurities.

During manufacture of the semiconductor depicted in FIG. 8B, the additional shapes 820 - 826 do not generally require additional patterning or implantation process steps. This patterning of the implant resist mask thus provides gate structure having a plurality of PN junctions of alternating orientations in series with the gate of each transistor of the CMOS pair without incurring additional manufacturing process complexity to this point in the manufacturing process.

-36-

Subsequently, during manufacture, it is only necessary to cover two PN junctions 728 and 730 (having a desired diode orientation) with the mask shapes 828 and 830 during deposition of the metal used in forming the silicide layer 720. Thus, additional steps of depositing and patterning an oxide to cover the regions defined by shapes 828 and 830 may be required prior to depositing the silicide layer 720. Thus, it is seen that the polysilicon layer 722 and the silicide layer 720, in accordance with the present invention, can be achieved with only a slight implant mask patterning change (with no change in the implant or mask processing relative to dual work function transistors) and a single additional masking operation to avoid strapping or short-circuiting of a desired PN junction. It will be appreciated that in a manufacturing flow where a silicide mask level is present, no additional masking steps beyond those already in the manufacturing flow are required.

It will also be appreciated that changes may be made during design and manufacture in order to implement an appropriate diode junction and diode according to the present invention. For example, shape 808 on the polysilicon level has been illustrated as having the same width in the wiring region between the transistors 220 and 240 and in the wiring region of the transistors 220 and 240. Alternatively, the shape 808 may be made wider or narrower in the wiring region where the diode junction is formed than in the gate regions where the transistors 220 and 240 are formed. Similarly, shapes 820 and 822, for example, have been described as being on the same manufacturing levels as shapes 812 and 802, respectively. However, it will be understood that shapes 820 and 822 may be designed on separate manufacturing levels in order to apply separate amounts of N+ and P+ dopant to the

-37-

polysilicon on the polysilicon layer 722. Moreover, while the preferred embodiment of the invention is to form a diode junction in the polysilicon layer 722 of the semiconductor, any other type of diode may be formed and advantageously used in accordance with the principles of the invention. For example, the shape 808 on the polysilicon layer may include contact shapes in the wiring region connecting it to diode junctions formed off of the polysilicon layer 722. In this regard, the diode junctions could be any type of diode junctions including PN junctions formed in the semiconductor substrate 726, such as between N+ and P+ diffusions, P+ diffusions and a N-well or a N doped substrate, N+ diffusions and a P-well or a P doped substrate, or any combination thereof. The diode junctions may also be formed between a metal, such as gold, and a semiconductor, where the diode characteristics are determined by the work function difference between the metal and the diffusion. The diode junction may also have Zener diode characteristics or any other desired characteristics as long as the diode conducts in both the forward and reverse bias directions within the voltage range defined for switching transistors.

FIG. 8C depicts a cross-section through a manufactured semiconductor along the polysilicon shape 808 shown in FIG. 8B. As shown in FIG. 8C, a wiring region 854 is defined between two gate regions 856. The wiring region 854 is typically over the field oxide 724 and is also where diode junctions 858 are formed within the polysilicon shape. The silicide layer 720 is disposed on the polysilicon shape on the polysilicon layer 722 and is in a conducting relationship with the polysilicon. The silicide layer, however, is not present in diode regions 860 around the diode junctions 858. This absence of silicide in the diode regions permits the diode

-38-

characteristic of the diode junctions 858 to be imparted to the interconnect formed by the polysilicon shape and the silicide layer. In each gate region 856, the field oxide is not present, but rather a thin gate oxide 862 is  
5 formed between the polysilicon on the polysilicon layer 722 and the source/drain diffusion 850 formed in the substrate 726 or the N well 852. The interface of the polysilicon and the source/drain diffusion 850 forms the MOSFET transistors.

10 It will be understood that while the wiring and gate regions 854 and 856 are illustrated as laterally disposed with respect to each other, the gate and wiring regions may have other spatial relationships relative to each other, including being vertically disposed relative to  
15 each other. Moreover, the term "between" as used herein in reference to the relationship between a diode junction and gate and wiring regions is intended to denote electrically between though not necessarily spatially between.

20 FIG. 8D illustrates another cross-section along the sectional line indicated in FIG. 8B. FIG. 8D shows more clearly the formation of a MOSFET transistor in the gate region of the polysilicon interconnect 722. The polysilicon shape on the polysilicon layer 722 lies over a  
25 thin gate oxide region 862 over the channel region 864 between the source/drain diffusions 850. The silicide layer 720 is also disposed in an electrically conducting relationship with the underlying polysilicon layer. The source/drain diffusions 850 are in a conducting  
30 relationship with a channel 864 formed beneath the polysilicon layer 722. In a preferred embodiment of the invention, the channel 864 is formed when the polysilicon layer 722 and the source/drain regions 850 are formed by implanting N+ impurities in regions defined by the shape



-39-

812 on the N+ manufacturing level. This technique for forming the source/drain diffusions 850 and the channel 864 relative to the polysilicon in the gate region 856 is known as a self-aligning process.

5       As is recognized by those skilled in the art, PN junction diodes formed in polycrystalline silicon (or other deposited semiconductor material) behave differently than PN junction diodes formed in single crystalline silicon due to the preponderance of grain boundaries in  
10 the polycrystalline material. FIG. 9 illustrates the difference between single crystalline silicon and polycrystalline material. As indicated by curve 900, polysilicon diodes have lower forward-bias conductance and a higher reverse-bias leakage than single crystal silicon  
15 diodes, as compared with curve 902 which is characteristic of monocrystalline diodes. However, the important element of the behavior of polysilicon diodes in the present invention is significantly higher anode-to-cathode conductance when the diode is forward biased (i.e., when  
20 the anode is at a higher potential than the cathode) than when the diode is reverse-biased (i.e., when the cathode is at a higher potential than the anode) particularly as compared to a symmetrically conductive (e.g., resistive) device but lower forward conductance and higher reverse  
25 leakage current than a single crystal silicon diode. Also, as compared with a very low resistance which would have a linear conduction characteristic with a relatively large slope, forward conductance and reverse leakage currents differ by a small (especially for small forward  
30 or reverse-voltages) but significant value for similar (but oppositely applied) voltage levels across the polysilicon diode although preferably by less than a monocrystalline diode. That is, a symmetrical conduction characteristic, such as would be obtained from a series

-40-

resistance having a value equal to the slope of the polysilicon diode at near zero bias voltage (e.g., dashed line 904) would slow response relative to the invention (by providing an increased RC time constant for the signal to propagate to the transistor gate) while not engendering hysteresis or skewed switching times of change of conductance state between the transistors. Conversely, a single crystal diode would slow conduction state change to a possibly excessive degree when the input signal reverse biases the diode since lower reverse leakage would have an effect similar to a large resistance (e.g., dashed line 906) and greatly increase the RC time constant for one transistor of the CMOS pair at each input signal transition.

The conductance values can be adjusted over a relatively wide range within the above criteria in numerous ways which will be apparent to those skilled in the art (e.g., structure dimensions, polysilicon grain size, parallel or series connected additional components, dopant concentrations, and the like). However, some of these alternatives (other than altered dimensions and control of polysilicon grain size) would unnecessarily complicate the manufacturing process compared to the preferred embodiment of the invention, especially if additional components, such as a monocrystalline junction diode and parallel resistor, were to be used to develop a similar conduction characteristic. While a simple polysilicon diode having similar impurity concentrations to the source/drain and gate regions is entirely adequate to the practice of the invention to derive the meritorious effects thereof, adjustment of forward and reverse conduction values in the gate structure and interconnect combination can be used to tailor noise immunity and/or power dissipation in conjunction with switching time or speed requirements.

-41-

Because of this property of polysilicon diodes, as exploited in the present invention, the orientation of the polysilicon diodes is of lesser importance than the asymmetry and magnitude of currents that can be passed therethrough for similar forward and reverse biases and the invention can be practiced, in principle, with either or both of the polysilicon diodes reversed in polarity relative to the preferred orientation shown in FIG. 2A. The resulting VTC will have hysteresis providing large noise margins, but the short-circuit power would be greater than the short-circuit power dissipated by its counterpart having the preferred diode orientations illustrated since the conduction state changes would be oppositely skewed in time. Accordingly, reversal of the diodes is not, in general, a preferred implementation of the invention but could be advantageously employed, for example, in the thermal design of a chip to reduce temperature variation across a chip.

While specific embodiments of the invention have been described, it will be understood by those having ordinary skill in the art that changes may be made to those embodiments without departing from the spirit and scope of the invention. For example, the modified transistors may be implemented as JFETS or enhancement MOSFET devices. Moreover, while the invention has been described using silicon semiconductors as an example, other materials may be used to implement transistors according to embodiments of the present invention, including Gallium Arsenide, Silicon Germanium, and any other suitable materials.

As will be apparent to those skilled in the art, various changes and modifications may be made to the illustrated low-power CMOS device and logic gates/circuits therewith of the present invention without departing from the spirit and scope of the invention as determined in the appended claims and their legal equivalent.

-42-

Claims:

1. A semiconductor device, characterized by:  
an interconnect having gate and wiring regions;  
the interconnect forming a gate of a field effect transistor in the gate region; and  
the interconnect having a diode junction formed therein in the wiring region, the diode junction imparting a diode characteristic between the gate and the wiring regions.
2. The semiconductor device according to claim 1, wherein the interconnect is a polycrystalline semiconductor material.
3. The semiconductor device according to claim 2, wherein the polycrystalline semiconductor material is a polysilicon.
4. The semiconductor device according to claim 1, further characterized by a silicide layer disposed in a conducting relationship with the interconnect in the gate and wiring regions, the silicide layer being absent in a diode region surrounding the diode junction of the interconnect.
5. The semiconductor device according to claim 1, wherein the diode junction delays turn-ON speed relative to turn-OFF speed of the transistor.
6. A logic circuit characterized by:  
at least two transistors;  
an interconnect forming a gate of the at least two transistors in at least two gate regions and forming a

-43-

wiring region between the at least two gate regions;  
the interconnect including at least two diode junctions formed therein in the wiring region, the at least two diode junctions imparting diode characteristics between the wiring region and the at least two gate regions.

7. The logic circuit according to claim 6, wherein the interconnect is a polycrystalline semiconductor material.

8. The logic circuit according to claim 7, wherein the polycrystalline semiconductor material is a polysilicon.

9. The logic circuit according to claim 6, further characterized by a silicide layer disposed in a conducting relationship with the interconnect in the at least two gate regions and the wiring region, the silicide layer being absent in diode regions surrounding the at least two diode junctions of the interconnect.

10. The logic circuit according to claim 6, wherein the at least two diode junctions delay turn-ON speed relative to turn-OFF speed of respective ones of the at least two complementary transistors.

11. A circuit having enhanced noise immunity, characterized by:

- a pair of transistors, each having a gate; and
- a pair of diodes, each of the diodes serially coupling a signal to a respective one of the gates, the diodes affecting the switching of the transistors between their ON and OFF states in response to transitions of the

-44-

signal, the switching from ON to OFF being faster than the switching from OFF to ON.

12. The circuit according to claim 11, wherein each transistor is further characterized by source/drain regions and wherein one source/drain region of one of the pair of transistors is interconnected with one source/drain region of the other one of the pair of transistors.

13. The circuit according to claim 11, wherein an interconnect forms the gates and wherein the pair of diodes is formed in the interconnect.

14. An electronic apparatus characterized by:  
an electronic system; and  
a memory coupled to the electronic system, the memory including a pair of transistors, each having a gate and a pair of diodes, each of the diodes serially coupling a signal to a respective one of the gates, the diodes affecting the switching of the transistors between ON and OFF states in response to transitions of the signal, the switching from ON to OFF being faster than the switching from OFF to ON.

15. The electronic apparatus according to claim 14, wherein an interconnect forms the gates and wherein the pair of diodes is formed in the interconnect.

16. The electronic apparatus according to claim 15, wherein the interconnect is a polycrystalline semiconductor material.

17. The electronic apparatus according to claim 16, wherein the polycrystalline semiconductor material is

-45-

polysilicon.

18. The electronic according to claim 17, wherein the interconnect is a silicide layer disposed in a conducting relationship with the interconnect, the silicide layer being absent in diode regions surrounding the at is least two diodes in the interconnect.

19. The electronic apparatus according to claim 14, wherein the pair of transistors form a trigger circuit for receiving a signal from the electronic system and for reducing the susceptibility of the memory to noise on the signal.

20. An electronic apparatus characterized by:  
an electronic system; and  
a processor coupled to the electronic system, the processor including a pair of transistors, each having a gate and a pair of diodes, each of the diodes serially coupling a signal to a respective one of the gates, the diodes affecting the switching of the transistors between on and off states in response to transitions of the signal, the switching from on to off being faster than the switching from off to on.

21. The electronic apparatus according to claim 20, wherein an interconnect forms the gates and wherein the pair of diodes is formed in the interconnect.

22. The electronic apparatus according to claim 20, wherein the pair of transistors form a trigger circuit for receiving a signal from the electronic system and for reducing the susceptibility of the processor to noise on the signal.

-46-

23. A method of fabricating a transistor in a semiconductor with enhanced noise immunity, characterized by the steps of:

forming a polycrystalline semiconductor over a gate oxide in a gate region and in a wiring region of the semiconductor;

implanting impurities into the semiconductor, the implanting forming a transistor in the gate region and a diode junction in the wiring region of the polycrystalline semiconductor; and

forming a conductor on the polycrystalline semiconductor except in a region around the diode junction.

24. The method according to claim 23, wherein the polycrystalline semiconductor is silicon.

25. The method according to claim 24, wherein the conductive coating is silicide.

26. A method of operating a device that includes a field effect transistor and an interconnect forming, a gate of the field effect transistor, the interconnect having an input terminal and a diode junction between the input terminal and the gate, characterized by the steps of:

applying a signal to the input terminal; and  
propagating the signal through the diode junction to the gate.

27. The method according to claim 26, wherein a turn-ON threshold of the transistor is made to differ, as a function of the diode-junction, from a turn-OFF threshold of the transistor.





-47-

28. A method of imparting enhanced noise immunity to a circuit, characterized by the steps of:  
dividing a received signal into first and second signals;  
conveying the first and second signals to respective first and second transistors; and  
slowing signal transitions on the first and second signals conveyed to each of the first and second transistors when the signal transitions tends to switch the corresponding transistor ON.

29. The method according to claim 28, wherein the first and second transistors each includes a pair of drain/source regions and wherein one of the drain/source regions of the first transistor is connected to one of the drain/source regions of the second transistor.

30. The method according to claim 29, wherein the other drain/source region of the first transistor is connected to a power supply and the other drain/source region of the second transistor is connected to ground.

1/17

**FIG. 1A**  
(PRIOR ART)**FIG. 1B**  
(PRIOR ART)

2/17




FIG. 1C  
(PRIOR ART)

3/17




FIG. 2A




FIG. 2B




FIG. 2C

4/17




FIG. 3A




FIG. 3B

5/17




FIG. 3C

6/17




FIG. 3D

7/17




FIG. 3E




FIG. 3F



8/17

FIG. 4






FIG. 5




9/17




Noise Margin Modified CMOS Inverter	Noise Margin Conventional CMOS Inverter
$NM_H(MD) = V_{oh} - V_T-$ $NM_L(MD) = V_T+ - V_{ol}$	$NM_H(CD) = V_{oh} - V_{ih}$ $NM_L(CD) = V_{il} - V_{ol}$

FIG. 6B

10/17




**FIG. 7**  
(RELATED ART)




**FIG. 8A**

11/17



**FIG. 8B**






FIG. 8D

14/17





FIG. 9

15/17




FIG. 10A



16/17




FIG. 10B

17/17




FIG. 11

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 00/11887

## A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L27/06

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 296 723 A (NOBE TAKESHI ET AL) 22 March 1994 (1994-03-22)  column 3, line 44 -column 4, line 12; figures 1,5 column 5, line 4 - line 45 column 5, line 45 - line 60 ----	1-4,6-9, 23-26, 28-30
X	DE 198 11 297 A (FUJI ELECTRIC CO LTD) 24 September 1998 (1998-09-24) abstract; figures 1,8,9 ----	1-5, 23-26
X	US 4 024 418 A (HANKEL RAINER) 17 May 1977 (1977-05-17)  abstract; figures 2-4 column 1, line 40 - line 59 -----  -/-	1-3,6-8, 23,24, 28-30



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

### \* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*&\* document member of the same patent family

Date of the actual completion of the international search

25 October 2000

Date of mailing of the international search report

03/11/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Agne, M

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 00/11887

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>TOYOKAZU FUJII ET AL: "DUAL (N+/P+) POLYCID GATE TECHNOLOGY USING SI-RICH WSIX TO EXTERMINATE LATERAL DOPANT DIFFUSION"</p> <p>SYMPOSIUM ON VLSI TECHNOLOGY, US, NEW YORK, IEEE,</p> <p>vol. SYMP. 14, 7 June 1994 (1994-06-07), pages 117-118, XP000498609</p> <p>ISBN: 0-7803-1922-2</p> <p>the whole document -----</p>	1-30

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/11887

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5296723 A	22-03-1994	JP 2841936 B	24-12-1998
		JP 5021803 A	29-01-1993
		JP 2574082 B	22-01-1997
		JP 5021804 A	29-01-1993
		DE 4222998 A	21-01-1993
		GB 2257830 A, B	20-01-1993
		HK 1007632 A	16-04-1999
		KR 9606107 B	08-05-1996
DE 19811297 A	24-09-1998	JP 2937185 B	23-08-1999
		JP 10321857 A	04-12-1998
US 4024418 A	17-05-1977	DE 2511488 A	23-09-1976
		GB 1483169 A	17-08-1977
		IT 1058422 B	10-04-1982
		JP 51116662 A	14-10-1976

**THIS PAGE BLANK (USPTO)**